

Performance of different full adder structures for optimized design

K. Rajasekhar, B Sandhya, G Srinivas, N Manogna, K Srinu

Department of Electronics and Communication Engineering, BITS, Vizag, Andhra Pradesh, India.

Article Info

Article history:

Received 17 January 2020

Received in revised form

20 May 2020

Accepted 28 May 2020

Available online 15 June 2020

Keywords: Pass Transistor Logic, Transmission Gate, Adiabatic Logic, CMOS Logic

Abstract: Design of high performance and energy efficient digital systems are one of the most important research areas in VLSI system design which is suitable for real-time applications. One of the functional elements used in complex arithmetic circuits is an adder. To design an energy efficient adder one-bit full adder cell is designed based on adiabatic logic. The proposed ALFA cell is designed using adiabatic logic which results with the negligible amount of exchange of energy with the surrounding environment. Therefore, the application circuits based on this logic will have negligible energy loss due to heat dissipation. It requires 24 transistors to get the true and complimentary arithmetic sum and carry output. The proposed adiabatic logic based full adder (ALFA) cell processes the three single bit inputs and provides the output as sum, carry, sum bar and carry bar in a single architecture. The proposed ALFA cell reduces the power consumption by 98.49%, 90.93%, and 89.37%, respectively, when compared to CMOS full adder, 14T pass-transistor logic (PTL) with transmission gate (TG) full adder and 16T PTL with TG full adder.

1. Introduction

VLSI technology facilitates the designers for embedding more than hundred thousand of gates in a single IC. Achieving power reduction in full adder circuits is essential in handheld and portable VLSI based application circuits. Most of these application circuits incorporate processor-based blocks. Most probably, the circuits inside these blocks have full adder as their main element. Hence, in order to obtain the overall power optimization in a VLSI IC, as an initial attempt, the power reduction in full adders is the prime aim of the VLSI designers. Thus, in order to have an efficient approach, that is to implement the application circuits inside the VLSI. IC provide many choices for describing, synthesizing and verifying the designs with reduced complexity. Depletion of the silicon area during fabrication leads to the decline in power consumption. Thus, choosing low power consuming logic styles in the logical design stage and improving the efficiency of the physical design stage by adopting enhanced placement and routing techniques will yield a low power design with reduced propagation delay.

With this perception, the design and implementation of a low power full adder cell were carried out by selecting the low power consuming logic styles such as CMOS based 28T full adder cell, PTL based 16T full adder cell with TG, PTL based 14T full adder cell with TG and proposed ALFA cell. In VLSI, there is a trade-off between area, power and delay. To overcome these issues, it is necessary to design an optimized design. Hence the ALFA cell is proposed that overcomes the problems of the existing techniques such as CMOS Full Adder, PTL logic and transmission gate. The flow of this paper described full adder using various logic styles, elaborates the less area occupying and low power consuming efficient ALFA cell design approaches, the simulation outputs of the designed full adder cells with the considered logic styles are illustrated along with their respective area and power consumption results.

Full Adder is the adder which adds three inputs and produces two outputs. The first two inputs are A and B and the third input is an input carry as C-IN. The output carry is designated as C-OUT and the normal output is designated as S which is SUM. A full adder logic is designed in such a manner that can take eight inputs together to create a byte-wide adder and cascade the carry bit from one adder to the another.

1.1 Logical Expression for SUM

$$= A' B' C\text{-IN} + A' B C\text{-IN}' + A B' C\text{-IN}' + A B C\text{-IN}$$

$$= C\text{-IN} (A' B' + A B) + C\text{-IN}' (A' B + A B')$$

$$= C\text{-IN} \text{XOR} (A \text{XOR} B) = (1, 2, 4, 7)$$

1.2 Logical Expression for C-OUT

$$= A' B C\text{-IN} + A B' C\text{-IN} + A B C\text{-IN}' + A B C\text{-IN}$$

$$= A B + B C\text{-IN} + A C\text{-IN} = (3, 5, 6, 7)$$

*Corresponding Author,

E-mail address: srinivasgollapalli412@gmail.com

All rights reserved: <http://www.ijari.org>

1.3 Another form in which C-OUT can be implemented:

$$= A B + A C\text{-IN} + B C\text{-IN} (A + A')$$

$$= A B C\text{-IN} + A B + A C\text{-IN} + A' B C\text{-IN}$$

$$= A B (1 + C\text{-IN}) + A C\text{-IN} + A' B C\text{-IN}$$

$$= A B + A C\text{-IN} + A' B C\text{-IN}$$

$$= A B + A C\text{-IN} (B + B') + A' B C\text{-IN}$$

$$= A B C\text{-IN} + A B + A B' C\text{-IN} + A' B C\text{-IN}$$

$$= A B (C\text{-IN} + 1) + A B' C\text{-IN} + A' B C\text{-IN}$$

$$= A B + A B' C\text{-IN} + A' B C\text{-IN}$$

$$= AB + C\text{-IN} (A' B + A B')$$

$$\text{Therefore } C\text{OUT} = AB + C\text{-IN} (A \text{EX} - \text{ORB})$$




Fig.1: Full Adder Truth Table:




Fig.2: Full Adder logic circuit

Transmission gates are the fully restoring logic version of PTL whose output logic level does not degrade when passed through the respective logic level signal available on its inputs. Hence, in designing the full adder cells with PTL, in order to get the non-degraded outputs of the sum and carry, transmission gates are suitably inserted into the designs.

PTL with TG based 16 transistors full adder cell is shown in Fig. 2. The simulation results show that the PTL with TG based 16T

full adder cell has lower power consumption than that of the CMOS based 28T full addercell.

The PTL with TG based 14 transistors full adder cell is shown in figure 3. It has lower dynamic power consumption when compared, examine simple circuit configurations which can be used for adiabatic switching. A general circuit topology for the conventional CMOS gates and adiabatic counter parts is shown in Figure 3. To convert a conventional CMOS logic gate into an adiabatic gate, the pull-up transistor and the pull-down transistor networks must be replaced with complementary transmission-gate(T-gate).The T-gatenetwork implementing the pull-up function is used to drive the true output of the adiabatic gate, while the T-gate network implementing the pulldown function drives the complementary output node.




Fig. 3: A Simple Adiabatic Logic Gate

The inputs should also be available in complementary form. Both the pull-up and pull-down networks in the adiabatic logic circuit are used for charging as well as discharging the output node capacitance, which ensures that the energy stored at the output node can be retrieved by the power supply, at the end of each cycle shown in figure 4. To allow adiabatic operation, the DC voltage source of the original circuit must be replaced by a varying power supply with the ramped voltage output. The necessary circuit modifications which are used to convert a conventional CMOS logic circuit into an adiabatic logic circuit increase the device count by a factor of two or even more.

2. Adiabatic Logic Families

Adiabatic logic circuits classified into two types: (a) Quasi/ Partial Adiabatic Logic Circuits (b) Full Adiabatic Logic Circuits

2.1 Quasi/Partial Adiabatic Logic Circuits

Quasi- adiabatic circuits have simple architecture and power clock system. The adiabatic loss occurs when current flows through non-ideal switch, which is proportional to the frequency of the power-clock.

Popular Partially Adiabatic families include as:

- i. Efficient Charge Recovery Logic(ECRL).
- ii. 2N-2N2P AdiabaticLogic.
- iii. Positive Feedback Adiabatic Logic(PFAL).
- iv. NMOS Energy Recovery Logic-NERL.
- v. Clocked Adiabatic Logic(CAL).
- vi. True Single-Phase Adiabatic Logic(TSEL).
- vii. Source-coupled Adiabatic Logic(SCAL).

2.2 Full Adiabatic Logic Circuits

Full-adiabatic circuits have no non-adiabatic loss, but they are much more complex than quasi-adiabatic circuits. All the charge on the load capacitance is recovered by the power supply. Fully adiabatic circuits face a lot of problems with respect to the operating speed and the inputs power clock synchronization.

Some Fully adiabatic logic families include:

- (i) Pass Transistor Adiabatic Logic(PAL).
- (ii) Split-RailChargeRecoveryLogic(SCRL).

2.3.NMOS Energy Recovery Logic(NERL)

NMOS energy recovery logic (NERL), which uses NMOS transistors only and as impler 6-phase clocked power. Its area overhead and energy consumption are smaller, compared with

the other fully adiabatic logics. We employed boot strapped NMOS switches to simplify the NERL circuits. With the simulation results for a full adder, we confirmed that the NERL circuit consumed substantially less energy than the other adiabatic logic circuits at low-speed operation. NERL is more suitable than the other adiabatic logic circuits for the applications that do not require high performance but low energyconsumption. NMOS energy recovery logic gate given by figure 4.




Fig. 4: 6T Full adder




Fig. 5: 8T full adder




Fig.6: 14T full adder




Fig.7:16T full adder




Fig.8: 18T full adder




Fig.9: Simulation of 18T ALFA cell




Fig.10:Layout for Proposed ALFA cell

Figure 10, illustrate the simulation output of the proposed ALFA cell. The outputs are represented as a sum, carry out. the layout design is carried out using the 90nm process with a power supply voltage of 1.2V. A 6 metal layer is utilized during the design process.

4. Conclusions

The ALFA cell has lower power consumption than that of the other versions of the full adder cell because of energy recycling. An ultra-power optimized ALFA cell is proposed using adiabatic logic with the aid of lower occupational area. The performance analysis of full adders in different logic styles is carried out with the focus on obtaining optimized power consumption

References

[1].B Allahabad, A Al-Sheraida. A novel low power multiplexer-based full adder cell, in: IEEE Transactions, Florida Atlantic University, 2001, 1433–1436, doi:10.1109/ICECS.2001.957484.
 [2]. SD Kumar, H Thapliyal, A Mohammad, V Singh, KS Perumalla. Energy-efficient and secure S-box circuit using symmetric pass gate adiabatic logic, in: IEEEComputer Society Annual Symposium on VLSI, USA, 2016, 308–313, doi:10.1109/ISVLSI.2016.45.
 [3]. K Navi, O Kavehei. Low-power and high-performance 1-Bit CMOS full-adder cell, J Comput. 3(2), 2008, 48–54 .
 [4].D Wang, M Yang, W Cheng, X Guan, Z Zhu, Y Yang. Novel low power full adder cells in 180nm CMOS technology, 4th IEEE Conference on Industrial Electronics and Applications, China, 2009, 430–433, doi:10.1109/icie.2009.5138242.
 [5].M Alioto, G Palumbo. NAND/NOR adiabatic gates: power consumption evaluation and comparison versus the Fan-, IEEE Trans. Circuits Syst.—149(9), 2002, 1253–1262,
 [6]. S Goel, A Kumar, M A Bayoumi. Design of robust, energy-efficient full adders for deep-sub micrometer design using Hybrid-CMOS logic style, IEEE Trans. Very Large Scale Integer. (VLSI) Syst. 14(12), 2006, 1309–1321.
 [7]. G Heimskringla, P Lee. 16-bit clocked adiabatic logic (CAL) logarithmic signal processor, IEEE Transactions, University of Kent, 2012, 113–116,
 [8]. CO Campos-Aguillón, R Celis-Cordova, IK Hänninen, CS Lent, AO Orlov, GL Snider. A Mini-MIPS microprocessor for adiabatic computing, IEEE Transactions, USA, 2016, 1–7, doi:10.1109/ICRC.2016.7738678.
 [9]. L Reddi, V Vivekananda. Implementation of full adder with 18-transistors using low power design, Int. J. Adv. Trends Eng. Sci. Technol. 3(2), 2018, 11– 14.
 [10]. KN Mishra. Efficient carry generation technique incorporating energy recovering logic circuitry for low power VLSI, IEEE Transactions, 2008, 332–335.
 [11]. SA Marina, S Pradeepa T, A Rajeswari. Analysis of full adder using adiabatic charge recovery logic, in: International Conference on Circuit, Power and Computing Technologies, 2016,1–6,doi:10.1109/ICCPCT.2016.7530184.
 [12]. M Shoba, R Nakkeeran. GDI based full adders for energy efficient arithmetic applications, Eng. Sci. Technol. Int. J. 2016, 485–496 India, doi:10.1016/j.jestch. 2015.09.006.
 [13]. S A Rahma, G Khanna, Performance metrics analysis of 4 bit array multiplier circuit using 2 pascl logic, in: IEEE Transactions, India, 2014, 1–5.
 [14]. H Ni, X Sheng, J Hu. Voltage scaling for adiabatic register file based on complementary pass transistor adiabatic logic, Future Intelligent Information Systems, Chinn, 2011, 39–46,doi:10.1007/978-3-642-19702-2_6.
 [16]. D Chaudhuri, A Nag, S Bose. Low power full adder circuit implemented in different logic, Int. J. Innovative Res. Sci. Eng. Technol. 2014, 124–129.
 [17]. N Anuar, Y Takahashi, T Sekine. Two phase clocked adiabatic static CMOS logic and its logic family, J. Semiconductor Technol. Sci. 10 (11), 2010, 1–10
 [18] T Smith, M Jones. The title of the paper, IET Syst. Biol., 2007, 1, (2), 1–7, doi:10.1007/978-981-10-5828-53.